Abstract-This paper presents a reconfigurable switched-capacitor (SC) DC-DC regulator to simultaneously generate two different regulated output voltages for low-power applications. With capacitor and power switch sharing in the power stage, the area efficiency of the proposed regulator is improved. The proposed power stage can also be configured to provide different conversion ratios in order to maintain high power efficiency of the regulator in different input voltages. A sub-harmonic adaptive-on-time (SHAOT) control scheme is developed to regulate both outputs. The adaptive-on-time control automatically adjusts the durations of charge transfer to both outputs to reduce output voltage ripples under different input voltages. Switching power transistors at the fundamental or sub-harmonics of the system clock frequency can provide predictable noise spectrum to both regulated outputs and improve the light-load regulator power efficiency. The cross regulation between both outputs can also be minimized by the proposed SHAOT scheme. Implemented in a standard 0.35 µm CMOS process, the proposed regulator provides two regulated outputs of 2 V and 3 V and delivers up to 12 mA at each output. The proposed regulator achieves a maximum power efficiency of 89.5%. Both power efficiency and output ripple can be improved by 10% and 4 times, respectively, over a wide input range from 1.1 V to 1.8 V by using the proposed reconfigurable power stage and adaptive-on-time scheme.
power management system of the EHA sensors as shown in Fig. 1(a) , DC-DC converters are essential power management modules for point-of-load (PoL) conversions to convert an unregulated battery voltage from the output of a maximum-power-point-tracked battery charger to stable regulated DC output voltages, to . Each converter output can deliver up to tens-of-milliwatt power to support various functional blocks in the sensor. To satisfy space-constraint requirement and provide long battery run-time to the sensors, these PoL converters need to be compact and achieve high power efficiency, especially under low-power conditions.
Conventionally, the PoL converters are realized by multiple independent switched-inductor or switched-capacitor (SC) DC-DC regulators to generate different outputs as shown in Fig. 1(b) . With this approach, the number of passive components needed in the power management system increases with the number of required regulated outputs, and these passives are typically off-chip components. The required board space for power management system would be greatly increased, compromising the system area efficiency. To reduce the board space needed for passive components, single-inductor multiple-output (SIMO) switched-inductor DC-DC regulators can effectively generate multiple outputs by using only one inductor [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12] [13] . Hence, SIMO switching converters have been explored to process power in low-power energy-harvesting applications [11] [12] [13] . Since capacitors have much better energy density than inductors [14] , different single-output SC power regulators have also been reported to provide high power density in low-power energy-harvesting and biomedical applications [15] [16] [17] [18] . To further improve the area efficiency of the SC power converters, several dual-output SC power converters were demonstrated recently [19] , [20] . The converter in [19] produces two unregulated outputs and for liquid crystal display application, where is the input voltage. The numbers of power transistors and flying capacitors in the power stage are however the same as the total number of having two independent SC voltage doubler and inverter. The regulator in [20] generates two regulated step-down outputs through using on-chip flying capacitors for ultra-low-power applications. With traditional hysteretic control and fixed-ratio power stage, the regulator output ripple and power efficiency would be however degraded considerably when handling a battery input whose voltage varies widely with time. To achieve high-performance PoL voltage conversions for low-power energy harvesting applications, this paper presents a reconfigurable dual-output SC power regulator to generate two independent outputs as shown in Fig. 1(c) . With power switch and capacitor sharing, three on-chip power transistors and one off-chip flying capacitor can be saved in the proposed power stage compared with the case of using two separate voltage doubler and tripler. The proposed power stage can also be configured to different conversion ratios when the input voltage changes, enabling the regulator to maintain high power efficiency over a wide range of input voltages. A sub-harmonic adaptive-on-time (SHAOT) control is developed to improve the light-load power efficiency under different load currents, maintain low output ripples under different input voltages, provide predictable output noise spectrum, and minimize cross regulation between both outputs. This paper is organized as follows. Section II not only describes the structure and operation principle of the proposed power stage [21] , but also the detailed power-stage transistor-level implementation and gate-drive control. The structure, operation principle and features of the proposed SHAOT controller as well as design considerations for minimizing output ripples and output cross-regulation will be discussed in Section III. Finally, measurement results and conclusions will be given in Sections IV and V, respectively.
II. PROPOSED REGULATOR: POWER STAGE DESIGN AND CONSIDERATIONS
A. System Overview Fig. 2(a) shows the system block diagram of the proposed reconfigurable dual-output SC regulator, which consists of a power stage for voltage conversion and a controller for output regulation. In the proposed SC power stage, there are eight on-chip power switches, and , two off-chip flying capacitors , , and two output capacitors , . Proper operation sequence of the power switches and flying capacitors provided by the proposed SHAOT controller can simultaneously generate two regulated output voltages and in the proposed regulator. To evaluate the area efficiency of the proposed regulator, it is crucial to determine the numbers of on-chip power switches and off-chip capacitors in the power stage for a given number of outputs because they determine the chip and board areas of the regulator. As illustrated in Fig. 2(b) , there are four (seven) power switches and one (two) flying capacitor in a conventional voltage doubler (tripler). To generate both 2 and 3 outputs simultaneously, a total of eleven power switches and three flying capacitors are thus needed by using both the doubler and tripler together. Since flying capacitor and three power switches are shared for simultaneously producing two outputs and in the proposed power stage, the proposed regulator saves three on-chip power switches and one off-chip flying capacitor compared with the conventional case of using two separate doubler and tripler. With smaller number of on-chip power switches, the proposed regulator would require smaller chip routing area for connecting between power switches and other circuitries. The proposed regulator is also efficient not only in terms of the chip area but also the board area due to the saving of one off-chip flying capacitor. In the controller shown in Fig. 2(a) , there is an input sensing detector that continuously monitors the input voltage . According to the value of , the SC power stage can be configured into the conversion ratios either 2 (for ), 3 (for ) or 2 (for ), 2 (for ) in order to maintain high power efficiency of the regulator in different input voltages. The output sensing detector provides output voltage informa- tion for the proposed SHAOT controller to regulate both outputs and via initiating the output charge transfer with adaptive duration at the fundamental or sub-harmonics of a system clock frequency. In particular, a system clock edge locker guarantees the sub-harmonic switching of power transistors in the proposed power stage, while an adaptive-on-time generator robustly varies on-time of power transistors for charge transfer to maintain low output voltage ripples under different input voltages. A non-overlapping clock generator generates dead-time for driving power transistors. The dead-time avoids simultaneous conduction of power transistors during switching transitions for minimizing the shoot-through current of power transistors, thereby improving the power efficiency of the regulator especially under the light-load condition. The gate drive circuitry provides appropriate gate and substrate voltages for power transistors in order to ensure the proper operation of the regulator under different power stage configurations and load currents. The start-up control circuitry ensures both output voltages of the regulator to be ramped up from 0 to the desired values without having any reliability issue.
B. Operation Principle Under Different Input Voltages
In order to illustrate how the proposed SC power stage provides different conversion ratios under different input voltage conditions, Fig. 3 shows the open-loop operation of the power stage driven by two non-overlapping alternate clock phases and . As shown in Fig. 3 (a) and (b), the power stage can be operated in two different ways defined by a reference voltage . The value is set to be 1.6 V in the design phase. When , the power stage is configured as 2 for and 3 for in this (2 , 3 ) mode as shown in Fig. 3(a) . When "1" and "0", is in the charging phase and the voltage across is charged to via the on-state of switches and . At the same time, flying capacitor is in the charge-transfer phase, so switches and are turned on to enable connecting to the bottom plate of (that was charged to previously) and the value of can thus reach in the steady state. When "0" and "1", the operations of and are swapped compared with the previous condition. The value of can reach in the steady state due to the on-state of power switches and and the charge-transfer operation of , while the voltage across is charged to via the on-state power switches and . It should be noted that , , and are shared for providing suitable outputs at and in and . When , power switches that associated with output will operate differently compared to the case of and the power stage enters into the (2 , 2 ) mode. As shown in Fig. 3(b) , power switches , will be operated in the same fashion as , , so both and are always in the same operation phase. For example, when "1" and "0", both and are in the charging phase together and both and are charged to . When "0" and "1", both and are in the charge-transfer phase such that both and can reach in this (2 , 2 ) mode via the on-state power switches , , , and , and the off-state for isolating two outputs. In this mode, only switch is shared by both outputs. 
C. Transistor-Level Implementation and Gate Drive Control
and ). In order to ensure proper operation of the power stage under both phases of flying capacitors and different conversion-ratio configurations, the selection of the power transistor, the maximum rating of each power transistor, and the proper substrate and gate biasing for all power transistors especially those serial power pMOS transistors ( , , and ) should be carefully considered. To minimize the input capacitance of each power transistor, all power transistors except use 3.3 V devices whose areas are much smaller than those of 5 V counterparts. When varies from 1.1 V to 1.8 V, the value of in Fig. 4 can be as high as 4.8 V during the charge-transfer phase of at 1.6 V in the (2 , 3 ) mode, and the value of the source-to-gate voltage of can be 4.8 V. Hence, the use of the 5 V device to implement ensures the device reliability. Fig. 4 . Hence, the values of of both and are always smaller than the allowable limit (3.6 V) when changes from 1.1 V to 1.8 V and the reliability of both and is guaranteed by using 3.3 V transistors. Fig. 4 also shows the substrate biasing of all serial power pFETs , , and . Each serial power pFET has two small-size auxiliary pFETs that always connect the substrate terminal of the serial power pFET to a higher voltage potential at either its source or drain terminal under both charging and charge-transfer phases of the flying capacitors. Hence, all power pFETs can function properly under different conditions by avoiding undesirable turn-on of their body diodes. For example, the substrate terminal of can be automatically biased to and under charging and charge-transfer phases of , respectively. Similarly, the substrate terminal of is biased to and under charging and charge-transfer phase of , respectively. It should be noted that when 1.6 V and the power stage is in the (2 , 3 ) mode, will be around 3.2 V in the charging phase of and is regulated at 3 V. This voltage difference of 200 mV between and will not turn on body diodes of and its two auxiliary pFETs even if the substrate terminal of is connected to .
III. PROPOSED REGULATOR: SHAOT CONTROLLER AND DESIGN CONSIDERATIONS

A. Structure and Operation of SHAOT Controller
Fig . 5 shows the schematic of the proposed SHAOT controller. When the regulator is just powered on, the value of both and is initially 0. In the start-up circuitry, comparators (comp4 and comp5) turn on pFETs and to allow input directly charging outputs and , respectively. Once both and reach , both and are turned off by comp4 and comp5. The regulator output voltages will be then increased by switching power transistors in the power stage. In the SHAOT controller, five different nonoverlapping pulse trains , , , , and are generated by a system clock signal "clkin" of 1 MHz via adaptive-on-time generators (AOTGs) and non-overlapping clock generators. The clock frequency of 1 MHz is arbitrarily chosen in the design phase by considering the required value of the flying capacitors and the converter switching power loss. Pulse trains , are two-phase nonoverlapping clock signals (each with a fixed duty ratio of 0.5) and are used to control gate-drive voltages of power FETs and . As indicated in Fig. 5 , the gate-drive voltage of power pFET is controlled by , whereas and determine the switching activity of in the (2 , 2 ) and (2 , 3 ) modes, respectively. In contrast to and , the pulse widths , , and of pulse trains , , and can be adaptively changed by three to control the amount of charge transferred to both outputs for maintaining small output ripple voltages under different input voltages. The operation of different power transistors in different configurations is given in the table of Fig. 5 . Both outputs and will be eventually pumped up to 2 V and 3 V, respectively, by the proposed SHAOT controller at the end of the start-up phase.
In the steady state, the gate driver of the SHAOT controller with the detailed circuit implementation shown in Fig. 6 takes the information from output signal "conf" of the input sensing detector, output signals and based on values from both outputs and , and five pulse trains , , , , and to generate suitable gate voltages , with different amplitude swings described in Fig. 4 for different power FETs in both (2 , 2 ) and (2 , 3 ) modes. When "0", the regulator is in the (2 , 3 ) mode and is selected to control gate-drive voltage for . To reduce switching power loss of power FETs, only power FETs , are operated at the system clock frequency and switching activities of other power FETs will be determined by logic states of signals and . When both outputs and are higher than desired output values, "0" and thus pulse trains for power FETs , are skipped by the gate driver. Hence, power pFETs , and are turned off while power is on. By only switching power FETs , at the system clock frequency, both flying capacitors and can still be fully charged to and , respectively, in their charging phase. Once drops below the desired value, toggles to logic "1" for passing pulse train to control such that is turned on for transferring charge from to during the charge-transfer phase of for bringing back to its desirable value. Without loss of generality, once drops below the desired value, changes to logic "1" for passing pulse trains , and for controlling , and , respectively. Hence, can be turned on in the charge-transfer phase of to bring back to its desired value via charge transfer from to . When is larger than 1.6 V, the output of the input sensing detector changes to logic "1" and the regulator is in the (2 , 2 ) mode. All pulse trains , , , and will be skipped for driving all power transistors if and are logic "0" when and are higher than their desired values. In this state, power FETs , , , are on, while , , , are off. Both flying capacitors and are charged to and there is no switching activity in the power stage. Once output drops below the desired value, power transistors and ( and ) are turned off, and and ( and ) are turned on to transfer charge from to for bringing back to the original value. During this charge-transfer phase, is turned off to isolate internal nodes and in the power stage. It should be noted that charge transfer from to always happens at the fundamental or sub-harmonics of the system clock. Fig. 7 shows output voltages , and gate drive voltages , under different load currents when the regulator is in the (2 , 3 ) mode. When the output current is reduced from to at both outputs, the off-times of , , , and the on-time of increase. Since the durations for charge-transfer (i.e., on-times of , , , and off-time of ) are independent of the load current, the switching period of is increased from to . Hence, the switching power loss of the proposed regulator will be reduced with the load current. Similarly, the switching frequency of all power FETs will be decreased with the load current in the (2 , 2 ) mode as shown in Fig. 4 . Therefore, the proposed SHAOT control scheme helps improve the light-load power efficiency of the regulator and is suitable for low-power applications. In addition, since switching activities of all power transistors in both (2 , 2 ) and (2 , 3 ) modes only occur at either fundamental or sub-harmonics of the system clock frequency as shown in Fig. 7 , both outputs of the regulators can have predictable output noise spectrum.
It should be noted that the sub-harmonic charge transfer from to is achieved by adding a D-flip-flop and redundant switching aware logic at the output of the regulation comparator comp2 (comp3) in the proposed SHAOT controller shown in Fig. 5 . This is because the rising edge of the clock signal of the D-flip-flop for aligns with the start of the charging phase of , and thus the control signal is always updated at the beginning of the capacitor charging phase. Hence, the gate driver can make a decision to skip or pass complete pulses for controlling power FETs to achieve sub-harmonic charge transfer in the charge-transfer phase of flying capacitors and .
B. Mechanism and Structure of the Proposed Adaptive-On-Time Charge Transfer
The mechanism of the proposed adaptive-on-time charge transfer can be explained by using Fig. 4 . Taking output as an example, since the time constant associated with and is designed to be much larger than the turn-on duration of for charge transfer, current flowing through to output is relatively constant and is given as
(1) where is the on-resistance of when it is on for charge transfer, and both and are instantaneous voltages across power FET during charge-transfer. is given as (2) where is the voltage drop of caused by both capacitive charging and discharging loss, and resistive conduction loss. The value of increases with either current through load resistor or current via , and the increase in caused by increasing is due to the presence of the shared components and in the power stage. When drops below the desired value, power FET is turned on for the duration of . The output voltage change resulted from this charge transfer is given as (3) where is the current flowing into . Without loss of generality, the output voltage change at due to the chargetransfer duration can be derived as (4) where is the on-resistance of when it is on for charge transfer, is the current flowing into , and is the voltage drop of caused by both capacitor charging and discharging loss, and resistive conduction loss. Similar to , the value of increases with either current through load resistor or current via . From (3) and (4), both values of and are proportional to the input voltage under a fixed load condition if and are fixed, respectively. This effect is illustrated in Fig. 8(b) (III) , in which, the output ripple is represented by . Fig. 8(b) (IV) also shows that increases with and it is possible to dynamically decrease to maintain relatively constant when the value of is increased from to , where and are simplified to . Fig. 8(a) shows the schematic of the adaptive-on-time generator that is used to control the duration , and in Fig. 5 . The pulse width generated by the pulse generator is determined by the amount of current charging an on-chip capacitor and triggering the threshold of the inverter connected at the top plate of . The value of is given as From (6), will decrease when increases and its relationship is illustrated in Fig. 8(b) (II) . By substituting (6) into (3) and (4), the output ripples at and are given as
From (7) and (8), the value of is set in the design phase to allow that the dependence of and on in the numerator can be cancelled out by that in the denominator. Theoretically, those black dots representing different output ripples with fixed on-time charge transfer become red dots representing the same output ripple with adaptive on-time charge transfer under different values of as shown in Fig. 8(b) (IV) . Although the process variations may not guarantee the complete cancellation of dependence on and , output ripples and of the proposed regulator under different values can still be significantly smaller than the case of using fixed on-time charge transfer. For controlling different values of , , and in the proposed SHAOT controller, three AOTGs with different values of are selected based on (7) and (8).
C. Output Cross-Regulation Consideration
The cross regulation between two outputs can be understood by the time-domain waveforms in Fig. 9(a) . Consider the load current at increases suddenly, the value of drops as charges are instantly pulled out from for the load . Comparator comp2 in Fig. 5 detects the decrease in and will trigger more frequent charge transfer from to by the proposed SHAOT controller. Hence, the switching frequency of is increased to maintain the average value of to its desired value. Meanwhile, input provides additional current to the power stage to satisfy the additional load current demand at . This additional current would slightly decrease the voltage stored across (the shared flying capacitor) due to the increased voltage drop across power FETs and during charging phase of [21] . However, this delta voltage change is much smaller than the value of (varying from 1.1 V to 1.8 V in both (2 , 3 ) and (2 , 2 ) modes) in this design. As a result, the value of the voltage across and are negligibly impacted due to the sudden load step increase at . Without the loss of generality, would not be affected when the load current of decreases instantly. Similarly, will also be negligibly affected under the load step change at . Fig. 9(b)-(d) show the simulated , and when the load step increases at from 500 A to the load of 10 mA under different input voltages. The largest value of 25 mV occurs at 1.1 V. When increases, the value of decreases due to the reduction in the on-resistance of and caused by the increase in their gate-to-source voltages. Since the value of is much smaller than that of , the load-step change at creates negligible impact on the other output . The simulated waveforms verify that both regulator outputs have negligible cross regulation in both (2 , 3 ) mode ( 1.1 V and 1.5 V) and (2 , 2 ) mode 1.8 V .
IV. MEASUREMENT RESULTS AND DISCUSSIONS
The proposed reconfigurable dual-output SC regulator with the SHAOT control has been implemented in a standard 0.35 m CMOS n-well process. Fig. 10 shows the micrograph of the proposed regulator and its chip area including all testing pads is 6.9 mm . The proposed regulator can operate with an input supply voltage from 1.1 V to 1.8 V. Both outputs of and are regulated at 2 V and 3 V, respectively and each output is able to deliver a maximum load current of 12 mA. The values of flying capacitors and load capacitors are 4.7 F and 1 F, respectively. Fig. 11 shows that the measured DC output voltages and of the proposed regulator are regulated at 2 V and 3 V, respectively, under different input supply voltages, output load currents, and configurations of the power stage. Fig. 12 shows that the proposed regulator achieves the peak power efficiency of 89.5%, where each output delivers 5 mA load current and total output power is 2.5 mW, with the theoretical maximum efficiency of 90.9%. The proposed sub-harmonic frequency hopping can still provide the converter power efficiency of 75% even when both outputs deliver light load currents of 500 A through reducing switching activities of power FETs. Fig. 13 shows the measured power efficiencies under different input voltages. When the power stage is changed its configuration from the (2 , 3 ) mode to the (2 , 2 ) mode at the input voltage of 1.6 V, the regulator power efficiency is improved by 10%. Fig. 14 shows the measured output ripples of the proposed regulator under different input voltages and configurations. The output ripples at vary from 15 mV (22 mV) to 54 mV (56 mV) with the worst-case output ripple of 56 mV at . Fig. 15 shows the measured output ripples when the regulator only uses fixed-on-time control. The output ripples at vary from 16 mV (36 mV) to 100 mV (210 mV) with the worst-case output ripple of 210 mV at . Therefore, the proposed adaptive-on-time control helps reduce the output ripple by as much as 3.8 times. Fig. 16 provides the summary of output ripple performance comparisons with and without the adaptive-on-time control. The proposed adaptive-on-time control reduces the output Figs. 17 and 18 show the measured load transient response of the proposed regulator in both (2 , 3 ) and (2 , 2 ) modes, respectively. For example, when the load current is increased instantly, the switching frequency of is increased by the proposed SHAOT control for output voltage regulation as shown in Figs. 17(b) and 18(b) . In addition, with a load step changing between 500 A and 10 mA at one output, the other output has negligible change in its voltage as shown in Figs. 17 and   18 . These results effectively justify that the cross regulation between two different outputs is minimized in the proposed regulator. Table I provides the performance comparisons of the proposed work with state-of-the-art switching converters for low-power applications. Compared to other reported designs, the proposed work is the first dual-output SC regulator that supports a wide range of input voltages via a reconfigurable power stage, offers good area efficiency through power-switch and capacitor sharing, and provides high power efficiency with the proposed SHAOT control scheme.
V. CONCLUSION
A reconfigurable dual-output SC DC-DC regulator has been presented in this paper. By power switch and capacitor sharing, the proposed power stage can provide two outputs in an area-efficient way. The proposed power stage can also be configured into different conversion ratios for maintaining high power efficiencies over a wide input voltage range. The proposed sub-harmonic adaptive-on-time control scheme is developed not only to regulate both outputs, but also to maintain small output voltage ripple within the whole input voltage range, improve the light-load regulator power efficiency, provide predictable output noise spectrum at both regulated outputs. Moreover, the cross-regulation between two outputs is minimized in the proposed regulator. The proposed reconfigurable dual-output SC regulator was successfully verified by silicon and it is suitable for low-power applications. 
